CMOS Imager VLSI Design
Program:
Electrical and Computer Engineering
Project Description:
Our team designed a CMOS 3-transistor active pixel imager, detailing circuit schematics and transistor layouts of a camera imager chip. The column- and row-decode module implements cascaded C2MOS shift registers that allows output voltages to be read throughout a 4-by-4 array of pixels sequentially.
The design is created and simulated in Cadence.
Team Members
-
[foreach 357]
[if 397 not_equal=””][/if 397][395]
[/foreach 357]
Project Mentors, Sponsors, and Partners
Course Faculty
-
[foreach 429]
[if 433 not_equal=””][/if 433][431]
[/foreach 429]